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HIGH PERFORMANCE CURRENT AMPLIFIER 
 
ABSTRACT 
 
A high bandwidth class AB current amplifier by using few compensation resistor 
technique and current mirrors is presented and analyzed. The simulation results are 
obtained using TSpice tool using 0.35μm CMOS TSMC process, at 2.5V power supply. 
The amplifier utilizes Class AB amplifier topology to achieve high bandwidth. The 
current amplifier realized with only ten MOS devices, where will always provides very 
low input resistance, good large signal behavior and GHz bandwidth. Such technique 
stands as a powerful method of bandwidth enhancement for general circuit using CMOS 
current mirrors. The original circuit without compensation resistor technique contributes 
about 5.3 MHz bandwidth and the presented bandwidth is being enhanced from 1 GHz 
for the uncompensated current amplifier to about 1.13 GHz for the compensated one 
without affecting the current gain to 2% precision. Besides, the presented amplifier has 
very low power dissipation and it is about 1.75mW with the current supply for the 
circuit is about 112μA, so heat sink is not require which provides space saving and cost 
saving. This amplifier is able to operate at 2.5V supply voltage and it is a standard for 
the CMOS technology. The simulation result shows the circuit will perform as a good 
current amplifier at input impedance of 106Ω and output impedance 37kΩ and current 
gain 20dB. It is the basic for a good current amplifier which always required low input 
impedance and high output impedance. The phase margin and gain margin of the 
presented amplifier is about 55deg and –11dB. Since the gain margin is negative and 
phase margin is about 60deg, theoretically no oscillation are possible for this circuit and 
the amplifier can perform stable at high frequency.   
 
 xiii
PENGGANDA ARUS BERPRESTASI TINGGI 
 
ABSTRAK 
 
Sebuah penguat arus kelas AB berjalur lebar tinggi yang menggunakan teknik 
“compensation” resistor dibentang dan dianalisis dalam tesis ini. Keputusan 
penyelakuan ini didapati dengan mengunakan Teknology TSMC 0.35μm CMOS 
bekalan kuasa 2.5V melalui alat penyelakuan TSPice. Penguat Kelas AB 
diimplementasikan untuk mencapai jalur lebar yang tinggi.    Pengganda arus baru ini 
terdiri dari 10 MOS yang mempunyai rintangan masukan yang rendah dan berjalur lebar 
GHz. Rekeabentuk asas bagi penguat arus ini yang tidak menggunakan teknik 
“compensation” resistor hanya berjalur 5.3MHz sahaja and pengganda arus berstruktur 
FDCM baru ini telah membaiki jalur lebar dari 1 GHz hingga 1.13 GHz dengan keadaan 
tidak mempengaruhi gandaan arus yang asas dalam ketepatan 2%.  Selain itu, penguat 
arus ini mempunyai haba terjana yang serendah 1.75mW dengan arus bekalan 112μA, 
oleh itu penguat ini tidak memerlukan pembenam haba dan menjimatkan ruang. Penguat 
ini dapat beroperasi pada bekalan 2.5V and bekalan ini adalah standard untuk 
teknologi.CMOS. Keputusan penyelakuan menunjukkan penguat arus ini bersifar 
penguat bagus sebab ia mempunyai arus mempunyai rintangan masukan  106Ω, 
rintangan keluaran 37kΩ dan juga untung arus 20dB. Ini adalah basic untuk sebuah 
penguat arus yang sentiasa memerlukan rintangan masukan yang rendah dan rintangan 
keluaran yang tinggi. Phase margin dan gain margin untuk penguat arus ini adalah 
55deg dan –11dB. Oleh kerana gain margin adalah negatif dan phase margin adalah 
lebih kurang 60deg, secara teori, tidak mungkin adalah osilation dan penguat ini 
bermampu operasi stabil semasa frequensy tinggi. 
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CHAPTER 1 
 
INTRODUCTION 
 
1.1 Background 
 
Interest in evolution of low voltage supply and low power circuits of analogue 
circuit designs have grown rapidly from applications on watches and medical 
electronics to a host of other applications.  The increased interest is mainly due to 
commercial implications of portable equipment, power reduction on non-battery 
powered system and consumer electronics. 
 
For the past decade, people have predicted there soon would be little need for 
the analog circuitry because the world would rely on digital circuits.  A good example in 
our live is digital audio. However, although some of the applications have indeed 
replaced much analogue circuitry with their digital counterparts, the need for the analog 
circuit design remains important.  For example, when digitizing physical signals, analog 
to digital and digital to analog converters are always needed.  In addition, new 
applications continue to appear in which speed and power consumption requirements 
often demand the use of high speed analog front ends, such as digital communications 
over copper wires or wireless communication channels. 
 
Voltage and current modes are two main access keys in investigating the 
analogue world. Their dual nature can help efficiently in making a comprehensive 
analysis of the problem, but whether using, the voltage approach or the current one 
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depends exclusively on the application domain. Current amplifier performs the same 
functions in the current domain as the conventional amplifier does in the voltage 
domain [Bruun, 1991]. Currently, current amplifier seems to be favorable from the point 
of view of both dynamic range and closed loop bandwidth [Lidegey, Payne & 
Tourmazou, 1991]. On the other hand, the implementation of a high performance class 
AB amplifier is a hard task due to the need to preserve accuracy, linearity, low power 
consumption and high speed. With a continuing reduction of MOS transistor channel 
lengths, resulting in increasing transistor cut off frequencies, modern CMOS silicon 
processes offer transistor with a higher cut off frequencies.  
 
As a result, the CMOS technology becomes feasible for those wide band 
analogue applications, which were traditionally built with bipolar devices. 
 
In recent years, current mode signal processing has been widely investigated, 
and several works have demonstrated that this approach can solve many circuits and 
systems problems. As can be expected from circuit exploiting current mode techniques, 
performance in terms of low voltage capability, slew rate, and bandwidth can in 
principle be maximized [Peregrinus, 1990]. However, when class AB topologies have to 
be implemented, the need for a complementary structure has prevented, until now, the 
achievement of true low voltage features. Compared to class A topologies, class AB 
versions provide better dynamic range [Kawahito & Tadokoro, 1996] and reduced 
sensitivity to process tolerances. In addition, they exhibit extremely high slew rate value. 
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Although the well known switched current approach has been used in the past to 
achieve both class AB and low voltage operation, no effective continuous time approach 
providing the same performance exist at present [Peregrinus, 1990]. 
 
Now, the design of CMOS current amplifier has received considerable interest, 
since they seem to have a better dynamic range and bandwidth performance than 
conventional voltage amplifiers. Current amplifiers are particularly suitable for use with 
temperature sensors, photo sensors, and, in general, whenever the input source or the 
output is current signals. Moreover, current amplifiers have the interesting features of 
achieving true multi output device since several current outputs can be embedded. 
 
The higher operating speed possible with current mode circuits, as compared to 
voltage mode circuits, has recently motivated renewed interest in current mode circuits 
and current mode signal processing. The interest is made evident by publication in the 
technical literature [Peregrinus, 1990], with the current conveyor being by far the most 
pervasive current mode building block. The inherent speed advantage of the current 
mode circuits stems from the fact that a current mode circuit is a network with low 
impedance nodes, and correspondingly small voltage swings. These small voltage 
swings significantly reduce the effect of voltage slewing at internal circuit nodes since 
the parasitic capacitances which are always present there, and must be charged and 
discharged, undergo only small voltage excursions [Gibert, 1968]. 
 
The first current conveyor was introduced in 1968 [Sedra & Smith, 1968] and 
reformulated, in the second-generation version [Sedra & Smith, 1970], and since then, 
numerous applications have been devised for these building blocks. Although good 
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designs, both discrete and integrated, have been reported for second-generation version 
[Wilson, 1984], very few current conveyor circuits are available.  
 
1.2      Contribution Of The Proposed Circuit 
 
For wide band current applications, current mirrors compensated with a resistor 
are proposed and advantageous to achieve high performance current amplifier. An 
elegant technique for improving current amplifier bandwidth is applied. This technique 
improves the unity gain frequency of about 100MHz when comparing the 
uncompensated circuit and the compensated one. Support with Tspice simulations, this 
topology allows extending the bandwidth without sacrificing other design parameters 
such as power consumption, output swing and the current gain. This technique seems to 
be useful in some applications such as industrial, biomedical, current conveyor and 
aerospace fields and many signal-processing circuits, which use wide band current 
amplifiers. It seems ideal for high performance amplification of bi-directional current 
signals.  
 
The proposed amplifier has also potential in integrated circuit form for high-
speed continuous time and sampled data analogue signal processing applications. 
 
1.3 Objective  
 
The objective of this research work is to design a high performance amplifier 
with low input impedance, high output impedance, high bandwidth, optimizes phase 
margin, low input noise ,low output noise and low power dissipation. 
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CHAPTER 2 
 
FUNDAMENTALS AND LITERATURE 
 
2.1     Introduction 
 
In this chapter fundamental building blocks and literature survey are described. 
These blocks include a variety of current mirrors, single-stage amplifiers with active 
loads and differential pairs. A good knowledge of these building blocks is necessary for 
an analogue circuit designer.    
 
2.2      Simple CMOS Current Mirror 
 
A simple CMOS current mirror is shown in Fig. 2.1. It is assumed that both the 
transistors are operating in the active region and both the transistors are of the same 
size. If the finite output impedances of the transistors are ignored, then M1 and M2 will 
have the same current since they both have the same gate-source voltage.  
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Iin
V 1
M 1 M 2
Iout
 
Fig. 2.1 A simple CMOS current mirror. 
 
 
 
 
 
 
Fig. 2.2 Equivalent small-signal model for M1. 
 
Consider the small-signal model for M1 alone, as shown in Fig. 2.2. Note that 
M1 is diode connected (i.e., its drain and gate are connected) and that Iin does not exist 
in the small-signal model; Iin was replaced with an open circuit because it is an 
independent current source. Also note that a low-frequency small-signal model is used 
for M1 (all the capacitors are ignored in the model). 
 
This circuit’s Thevenin equivalent output is found by applying a test signal 
voltage, Vy, at V1 and measuring the signal current Iy, as shown.  Here, the current Iy is 
given by  
          
Vgs1 Rds1gm1vgs1
V1 Iy
Vy
gm1vgs1 Vgs1 
V1 
Rds1 
Iy 
Vy 
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 1 1 1
1
y
y m gs m y
ds
V
I g V g V
r
= + +                                                                                             (2.1) 
And recalling that the output impedance is given by Vy/Iy, the output impedance 
of the circuit is equal to 1/gm1⏐⏐rds1.  Because typically rds1>> 1/gm1, the output 
impedance is approximated to 1/gm1.  
 
Using the model just described leads to the simplified small-signal model for the 
overall current mirror, as shown in Fig. 2.3, where Vgs2 has been connected to ground 
via a resistance of 1/gm1. Since no current flows through the 1/gm1 resistor, Vgs2 equals 0 
no matter what voltage level Vx is applied to the current-mirror output. This should 
come as no surprise, since MOS transistors operate unilaterally at low frequencies. 
Thus, since gm2Vgs2 = 0, the circuit is simplified to the equivalent small-signal model 
shown in Fig. 2.4. The small-signal output impedance, rout, is simply equal to rds2. 
 
  
 
 
 
 
 
Fig. 2.3 A small-signal model for the current mirror of Fig. 2.1. 
      
 
 
   
Vgs2 Rds2
gm2vgs2
Ix
Vx
1/gm1
Ix 
 
gm2vgs2 rds2 
Vx 
vgs2 
         1/gm1 
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Fig. 2.4 A simplified small-signal model of the above figure. 
 
2.3      Common-Source Amplifier 
 
A common use of simple current mirrors is in a single-stage amplifier with an 
active load, as shown in Fig. 2.5. This common-source topology is the most popular 
gain, especially when high-input impedance is desired. 
 
 
 
 
 
 
Fig. 2.5 A common source amplifier with a current mirror active load. 
 
Here, an n-channel common-source amplifier has a p-channel current mirror 
used as an active load to supply the bias current for the drive transistor. By using an 
active load, a high-impedance output load can be realized without using excessively 
large resistor or large power-supply voltage. As a result, for a given power-supply 
voltage, a larger voltage gain can be achieved using an active load then would be 
possible if a resistor were used for the load. An active load makes use of non-linear, 
M2
Vin
Vout
M1
M3
Ibias
Vin 
Vout 
Ibias 
Vx
Ix
Rds2
rds2 
Ix 
Vx 
3 M2 
M1 
 9
large signal transistor equations to create simultaneous conditions of large bias currents 
and large small-signal resistances.  
 
A small-signal equivalent circuit for low-frequency analysis of the common-
source amplifier is shown in Fig. 2.6 below. 
 
Vin
Rin
Vgs1
gm1vgs1
Vout
R2
 
Fig. 2.6 A small signal equivalent circuit for the common source amplifier. 
 
Vin and Rin are the Thevenin equivalent of the input source. It is assumed that the 
bias voltages are such that both transistors are in the active region. The output 
resistance, R2, is made up of the parallel combination of the drain-to-source resistance 
of M1, that is, rds1, and the drain-to-source resistance of M2, that is, rds2. Notice that 
voltage-controlled current source modeling the body effect has not been included since 
the source is at a small-signal ground, and, therefore, this source always has 0 current. 
Using small-signal analysis, we have Vgs1 = Vin and, therefore, 
 
1 2 1 1 2( )outV m m ds ds
in
VA g R g r r
V
= = − = −                                                                                                                    (2.2) 
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Depending on the device size, current, and the technology used, a typical gain of 
this circuit is in the range of –10 to –100. To achieve similar gains with resistive loads, 
much larger power-supply voltages than 5V must be used.  This resistive load approach 
also greatly increases the power dissipation.  However, it should be mentioned here that 
for low gain, high frequency stages, it might be desirable to use resistor loads because 
they often have less parasitic capacitances associated with them. 
 
2.4       Source-Follower Or Common Drain Amplifier 
 
Another general use of current mirrors is to supply the bias current of source-
follower amplifiers as shown in Fig. 2.7. In this example, M1 is the source follower and 
M2 is an active load that supplies the bias current of M1.  
 
These amplifiers are commonly used as voltage buffers and are therefore 
commonly called source followers. They are also referred to as common-drain 
amplifiers, since the input and output nodes, respectively, with the drain node being at 
small-signal ground. Although the dc level of the output voltage is not the same as the 
dc level of the input voltage, ideally the small-signal voltage gain is close to unity. In 
reality, it is somewhat less that unity. Although this circuit does not generate voltage 
gain, it does have the ability to generate current gain.  
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Fig. 2.7 A source follower stage with a current mirror used to supply the bias current. 
 
 A small-signal model for low-frequency analysis of this source-follower is 
shown in Fig. 2.8. Note that the voltage-controlled current source that models the body 
effects of MOS transistors has been included. This body effect is included because the 
source is not at small-signal ground and the body effect is the major limitation on the 
small-signal gain. 
 
Vin
Vgs1
gm1vgs1
gs1vs1
Rds2
Rds1
Vds1
Vout=Vs1
 
Fig. 2.8 A low frequency model of the source follower amplifier. 
 
Writing the nodal equation at Vout, and noting that Vgs1= Vin-Vout, we have, 
1 1( ) 0out s m in outV G g V V− − =                                                                                            (2.3) 
 
Where Gs1 is 1/Rs1 and the value of Rs1 is given by  
M2
Vin
M1
M3
Ibias
Vout
Ibias 
    Vin 
M1 
 
    M3 M2 
Vout 
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1 1 2
1
1
s ds ds
s
R r r
g
=                                                                                                                                                              (2.4) 
 
Solving for Vout/Vin, we have, 
 
  1 1
1 1 1 1 1 2( ) ( )
out m m
V
in m S m s ds ds
V g gA
V g G g g g g
= = =+ + + +                                                       (2.5) 
 
Normally, gs1 is on the order of one-tenth to one-fifth that of gm1 [John & Martin, 
1997]. Also, the transistor output admittances, gds1 and gds2, might be one-tenth of the 
body-effect parameter, gs1. Therefore, it is seen that the body-effect parameter is the 
major source of error causing the gain to be less than unity. Notice that there is no signal 
flow from the output to the input  
 
2.5       Common Gate Amplifier 
 
A common-gate amplifier with an active load is shown in Fig. 2.9. This stage is 
commonly used, as a gain stage when relatively small input impedance is desired. For 
example, it might be designed to have an input impedance of 50Ω to terminate a 50-Ω 
transmission line. Another common application for a common-gate amplifier is the first 
stage of an amplifier designed to amplify current rather than voltage.  
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Ibias
Vin
Vbias
Vout
M1
Vin
M3 M2
 
Fig. 2.9 A common gate amplifier with current mirror active load. 
 
If we use straightforward small-signal analysis, when the impedance seen at Vout 
(in this case, the output impedance of the current mirror formed by M2) is much less 
than rds1, the input impedance, rout, is found to be 1/gm1 at low frequencies. However, in 
integrated applications, the impedance seen at Vout is often on the same order of 
magnitude or even much greater than rds1. In this case, the input impedance at low 
frequencies can be considerable larger than 1/gm1. To see this result consider the small 
signal model shown in Fig. 2.10. In this model, the voltage-dependent current source 
that models the body effect has been included. Notice that Vgs1 = -Vs1 and therefore the 
two current source can be combined into single current source as shown in Fig. 2.11.  
 
This simplification is always possible for transistor that has a grounded gate in 
small-signal model, and considerably simplifies taking the body effect into account. 
Specifically, one can simply ignore the body effect for transistors with grounded gates, 
and then, after the analysis is complete, simply replace the constant gmi with gmi+gsi. 
However, for this example, include the body-effect parameter throughout the analysis. 
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Fig. 2.10 A small signal model of the common gate amplifier at the low frequencies.  
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Fig. 2.11 A simplified small signal model of the common gate amplifier. 
 
At node Vout, we have 
 
1 1 1 1 1 1 1( ) ( ) 0out ds s ds m s sV G g V g g g V+ − − + =                                                                   (2.6) 
 
Rearranging slightly, we have  
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     1 1 1
1 1 1
( )
( )
out m s ds
s ds
V g g g
V G g
+ += +                                                                                            (2.7) 
 
Where it should be noted that this gain is equal to 
 
1
1 1
m
ds
g
G g+                                                                                                                        (2.8) 
  
The current going into the source of M1 is given by 
 
1 1 1 1 1( )s s m s ds out dsi V g g g V g= + + −                                                                                                                            (2.9) 
 
Combining the above two equation to find the input admittance Yin=1/rin, we 
have 
 
1 1 1 1
1 11
1
( )
(1 ) (1 )
s m s ds m
IN
ds dss
I g g g gY g gV
G G
+ += = ≈
+ +
                                                                  (2.10) 
 
Alternatively, we have 
 
1
1 1
1 1 (1 )in
in m ds
Rr
Y g R
= ≈ +                                                                                               (2.11) 
 
With the p-channel active load is shown in Fig. 2.9, Rl = rds2. Since, in this case, 
Rl is approximately the same magnitude as rds1, the input impedance, rin, is about 2/gm1 
for low frequencies-twice as large as expected value of 1/gm1. This increased input 
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impedance must be taken into account in applications such as the transmission-lines 
transmissions. In some example, the current-mirror output impedance realized by M2 is 
much larger than rds1, and so the input impedance for this common-gate amplifier is 
much larger than 1/gm1.  
 
The attenuation form the input to the transistor source can be considerable for 
the common-gate amplifier when Rs is large. This attenuation is given by 
 
 1
( )
s s
IN s in
V G
V G Y
= +                                                                                                           
(2.12)      
   
With, 
1
s
s
G
R
=                                                                                                                        
(2.13)    
 
Using the admittance divider rule (this rule states that the gain is the ratio of the 
admittances connected between two nodes, divided by the sum of that admittance 
between the second node and the ground. 
 
1
1 1 1
1
( ( )
1
s s
m s dsIN
s
ds
s
V G
g g gV G g
G
= + ++
+
                                                                                     (2.14) 
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Using 2.7 and 2.14, we find that the overall dc gain is given by 
 
 1
1 1
1
( )
1
out s m
v
min L ds
s
ds
L
V G gA gV G gG g
G
= = ++
+
                                                                         (2.15) 
 
                                                       
2.6       Source Degenerated Current Mirrors 
 
A current mirror can be realized using only two transistors, where the output 
impedance of this current source was seen to be rds2.  To increase this output impedance, 
a source degenerated current mirror can be used, as shown in Fig. 2.12.  The small 
signal model for this current mirror is shown in Fig. 2.13. Since no current flow into the 
gate, the gate voltage is 0V. 
 
Note the current Ix sourced by the applied voltage source is equal to the current 
through the degeneration resistor, Rs. Therefore, we have 
 
s x sV I R=                                                                                                                     (2.16) 
 
Also, note that                                                                            
 
gs sV v= −                                                                                                                      (2.17) 
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Setting ix equal to the totals current through gm2vgs and  rds2 gives 
 
2
2
x s
x m gs
ds
v vi g v
r
−= +                                                                                                     (2.18)    
 
Substituting (2.16) and (2.17) into (2.18) gives 
 
2
2
2
x s
x
ds
x x m s
ds
I RV
Ri i g R
r
−
= − +                                                                                            (2.19) 
 
Rearranging, we find the output impedance to be given by 
 
 2 2 2 2 2(1 ( )) (1 )xout ds s m ds ds s m
x
vr r R g g r R g
I
= = + + ≈ +                                                    (2.20) 
 
Where gds2 is equal to 1/ rds2 , which is much less than gm2 (recall that gm = 1/rs).  
Thus, the output impedance has been increased by a factor approximately equal to 
(1+Rsdgm2). 
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Fig. 2.12 A current mirror with source degeneration. 
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Fig. 2.13 A small signal model for the source degenerated current source. 
 
The formula can often be applied to moderately complicated circuits to quickly 
estimate the impendence looking into a node.  Such an example follows, in the 
derivation of the output impedance of cascode current mirrors. 
 
It should be noted that the above derivation ignores the body effect of the 
transistor even though the source of the transistor is not connected to a small signal 
ground, the body effect can be taken into account by simply replacing gm2 in equation 
(2.20) with gm2 + gs2.  This substitution result in 
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2 2 2 2 2 2 2(1 ( )) (1 ( ))xout ds s m s ds ds s m s
x
vr r R g g g r R g g
i
= = + + + ≈ + +                                 (2.21) 
 
2.7       Cascode Current Mirrors 
 
A cascode current mirror is shown in Fig. 2.14. First, note that the output 
impedance looking into the drain of M2 is simply rds2 , which is seen using an analysis 
very similar to that, which was used for simple current mirror.  Thus, the output 
impedance degeneration resistor or the value rds2.  Making use of equation (2.20), and 
noting that M4 is now the cascode4 transistor rather than M2, we have 
 
 4 4 4 4(1 ( ))out ds s m s dsr r R g g g= + + +                                                                              (2.22) 
 
Where now Rs = rds2. Therefore, the output impedance is given by 
 
 4 2 4 4 4 4 2 4(1 ( )) ( )out ds ds m s ds ds ds mr r r g g g r r g= + + + ≈                                                      (2.23) 
 
Thus, the output impedance has been increased by a factor of  gm4rds2, which is 
an upper limit on the gain of a single transistor MOS gain stage, and might be a value 
between 10 and 100, depending on the transistor sizes and currents and the technology 
being used.  This significant increase in output impedance can be instrumental in 
realizing single stage amplifier with large low frequency gains. 
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There is a disadvantage in using a cascode current mirror; it reduces the 
maximum output signal swings possible before transistors enter the triode region.  To 
understand this reduction, recall that for an n channel transistor to be in the active region 
(also called the saturation or pinch off region) its drain source voltage must be greater 
than Veff. 
 
 eff GS tnV V V= −                                                                                                             (2.24) 
 
By theory, 
 
2 D
eff
ox
IV WC
L
μ
=                                                                                                          (2.25) 
                               
Iin
Vout Iout
rout
M4
M2
M3
M1
 
Fig. 2.14 A cascode current mirror. 
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If assume all transistors have the same sizes and currents, then they also all have 
the same Veff and, therefore, the same gate source voltages. VGSi = Veff + Vtn. Also, from 
Fig. 2.14, we see that 
 
3 1 3 2 2G GS GS eff tnV V V V V= + = +                                                                                     (2.26) 
 
2 3 4 3 ( )DS G GS G eff tn eff tnV V V V V V V V= − = − + = +                                                            (2.27) 
 
Thus, the drain source voltage of M2, is larger that the minimum needed to place 
it at the edge of the active region.  Specifically, the drain source voltage of M2 is Vtn 
(about 0.8 V) greater that what is required. Since the smallest output voltage, VD4, can 
be without M4 entering the triode region is given by VDS2 + Veff, the minimum allowed 
voltage for the Vout is given by  
 
2 2out DS eff eff tnV V V V V> + = +                                                                                                                                   (2.28) 
 
Which, again, Vtn greater than the minimum value of 2 Veff.  This loss of signal 
swing is a serious disadvantage when modern technologies are used that might have a 
maximum allowed power supply voltage as small as 3 V.  
 
2.8     Wilson Current Mirror 
 
Another commonly used current mirror is the Wilson current mirror, shown in 
Fig. 2.15. 
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Fig. 2.15 A Wilson current mirror. 
 
It is an example of using shunt series feedback to increase the output impedance.  
Basically, M2 senses the output current and then mirror it to ID1, which, in turn, is 
subtracted from the input current, Iin.  Note that ID1 must precisely equal Iin; otherwise 
the voltage at the gate of  M3, M4 would either increases or decrease, and the negative 
feedback loop forces this equality.   This feedback arrangement increases the output 
impedance by an amount equal to 1 plus the loop gain.  Assuming all devices are 
matched, the output impedance without the feedback due to M1, M3 would be 2rds4, 
taking into account that M4 has source degeneration equal to 1/gm2, which is responsible 
for 2 factors.  The loop gain is approximately given by 
 
1 1( )
2
m ds in
L
g r rA ≈                                                                                                         (2.29) 
 
Where rin is the input impedance of the biasing current source Iin.  The factor of 
½ is due to the voltage attenuation from the gate of M4 to its source, caused by the 
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source degeneration of the diode connected M2.   Assuming rin is approximately equal 
to rds1, and then the loop gain is given by 
 
1 1
4
m ds
L
g rA ≈                                                                                                                (2.30) 
 
And the output impedance is therefore given by  
 
4 1 1
2
ds m ds
out
r g rr ≈                                                                                                           (2.31) 
 
This is roughly one half the output impedance for that of a cascode current 
mirror.  For the reason, the cascode current mirror is often preferred over the Wilson 
current mirror.  In terms of output voltage swing. The minimum allowed voltage across 
the current mirror, before M4 enters the triode region, is 2Veff + Vtn, which is similar to 
that of the cascode current mirror. 
 
Finally, it should be noted that M3 is not required in the Wilson current mirror.  
It has been included to give M1 and M2 the same drain source bias voltage, and thus 
minimizes inaccuracies caused by the large signal output impedances of the transistors.  
Without this transistor, the output current would be slightly smaller than the input 
current because VDS1.  However, the small signal output impedance would remain the 
same. 
 
 
 
